

# High-Performance $\text{In}_2\text{O}_3$ -Based 1T1R FET for BEOL Memory Application

Zehao Lin<sup>1</sup>, Mengwei Si<sup>1</sup>, Xiao Lyu, and Peide Ye<sup>1</sup>, *Fellow, IEEE*

**Abstract**—In this article, we report high-performance one-transistor-one-resistor (1T1R) FETs for nonvolatile memory application based on nanometer-thick indium oxide ( $\text{In}_2\text{O}_3$ ) as channel material deposited by atomic layer deposition (ALD). ALD grown hafnium oxide ( $\text{HfO}_2$ ) and aluminum oxide ( $\text{Al}_2\text{O}_3$ ) are used as gate dielectrics as well as insulator in resistive part. Two nonvolatile states with different threshold voltages are realized. High  $I_{\text{ON}}/I_{\text{OFF}} > 10^{10}$  at  $V_{\text{GS}} = 0$  V, large memory window (MW) exceeding 10 V, and deep sub-60-mV/dec subthreshold slope (SS) are achieved on ALD  $\text{In}_2\text{O}_3$  1T1R FETs. Channel length ( $L_{\text{ch}}$ ) and channel thickness ( $T_{\text{ch}}$ ) dependence of device properties are systematically investigated. Optimized  $\text{In}_2\text{O}_3$  thickness is determined to 1.2 nm, balancing  $I_{\text{ON}}/I_{\text{OFF}}$ , MW, device variation, and stability. The fabrication process has a low thermal budget below 225 °C. Thus, these 1T1R FETs are back-end-of-line (BEOL) compatible and promising for monolithic 3-D integration to realize near-/in-memory computing.

**Index Terms**—Atomic layer deposition (ALD), back-end-of-line (BEOL), indium oxide, nonvolatility, one-transistor-one-resistor (1T1R) FET.

## I. INTRODUCTION

TRADITIONAL von Neumann computer architecture, where data shuttle between different memory hierarchies is costly in terms of time and energy, is limiting explosive development of data-centric applications, such as artificial intelligence [1]–[7]. This memory bottleneck results in high latency, low bandwidth, and high energy consumption as memory and logic circuits keeping scaling down. Among several solutions, near-/in-memory computing, where certain computation tasks are performed in logic units physically near or directly in memory units, are promising [5]–[9]. On the other hand, resistive memory, featuring low static power consumption and nonvolatility, is attracting tremendous attention in the past decade as a potential alternative

Manuscript received April 14, 2021; revised May 19, 2021; accepted May 25, 2021. Date of publication June 14, 2021; date of current version July 23, 2021. This work was supported in part by the Semiconductor Research Corporation (SRC) nanoelectronic COmputing REsearch (nCore) Innovative Materials and Processes for Accelerated Compute Technologies (IMPACT) Center and in part by the Defense Advanced Research Projects Agency (DARPA)/SRC Joint University Microelectronics Program (JUMP) Applications and Systems-Driven Center for Energy-Efficient Integrated NanoTechnologies (ASCENT) Center. The review of this article was arranged by Editor P.-Y. Du. (*Corresponding author: Peide Ye.*)

The authors are with the Birk Nanotechnology Center, School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA (e-mail: yep@purdue.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2021.3085699>.

Digital Object Identifier 10.1109/TED.2021.3085699

to mainstream memory in the market [10]–[13]. Among various types of resistive memory, one-transistor-one-resistor (1T1R) array, which is CMOS compatible, has been demonstrated to be eligible to perform near-/in-memory computing [4], [14]–[19]. However, to achieve high-performance and high-density near-/in-memory computing chips, monolithic 3-D integration using back-end-of-line (BEOL) compatible logic and memory devices is highly preferred. Therefore, BEOL compatible memory devices are highly demanded.

High drive current, low leakage, and low thermal budget (<400 °C) are required for BEOL transistors. Besides, scalability, high uniformity, reliability, and wafer-scale process are other basic requirements [20], [21]. One promising semiconductor for BEOL 3-D integration is amorphous oxide semiconductor [17], [22]–[29], primarily due to its high electrical performance as well as low thermal budget. Recently, atomic layer deposition (ALD)  $\text{In}_2\text{O}_3$  has been demonstrated as an encouraging candidate for BEOL transistors, mainly attributed to several critical merits, including low-temperature budget (<225 °C), wafer-scale homogeneousness, atomically smooth surface, and high drive current over 2 A/mm [24], [25]. In addition, the ALD technique offers these oxide semiconductor devices with possibility to integrate with high aspect ratio structures, such as FinFET, gate-all-around (GAA) transistor, nanosheet transistor, and 3-D NAND, enabling 3-D structures with tremendous opportunities in logic-memory integration applications.

In this work, we report high-performance 1T1R FETs based on ALD grown  $\text{In}_2\text{O}_3$ . The gate and the insulator in resistive part are connected in series, similar to [30], to achieve two nonvolatile memory states. ALD deposited high- $k$  dielectric hafnium oxide ( $\text{HfO}_2$ ) and aluminum oxide ( $\text{Al}_2\text{O}_3$ ) stack are chosen as the gate-stack and insulator in resistive part. High uniformity, nonvolatility, high  $I_{\text{ON}}/I_{\text{OFF}} > 10^{10}$  at  $V_{\text{GS}} = 0$  V, large memory window (MW) > 10 V, and deep sub-60-mV/dec subthreshold slope (SS) are achieved. In addition, devices show good immunity to short-channel effects (SCEs). Low thermal budget below 225 °C is realized. Channel thickness ( $T_{\text{ch}}$ ) and channel length ( $L_{\text{ch}}$ ) dependence of device properties are systematically investigated with optimal  $T_{\text{ch}}$  determined to be as thin as 1.2 nm balancing  $I_{\text{ON}}/I_{\text{OFF}}$ , MW, output performance, and device variation.

## II. EXPERIMENTS

Fig. 1(a) shows the schematic of an ALD  $\text{In}_2\text{O}_3$  transistor. It has a buried gate structure with 40-nm W gate metal, 10-nm  $\text{HfO}_2$ , and 1-nm  $\text{Al}_2\text{O}_3$  as gate-stack,




Fig. 1. (a) Schematic of an In<sub>2</sub>O<sub>3</sub> transistor with 10-nm HfO<sub>2</sub>/1-nm Al<sub>2</sub>O<sub>3</sub> as gate dielectrics. (b) Gate-stack and the insulator in resistive part are connected in series. (c) Photograph image and circuit diagram of an ALD In<sub>2</sub>O<sub>3</sub>-based 1T1R FET. Insulator in resistive part is directly fabricated on top of gate pad, as marked by blue area.

0.7-/1-/1.2-/1.5-nm In<sub>2</sub>O<sub>3</sub> as channel semiconductor, and 40-nm Ni as source/drain (S/D) contacts. The insulator in resistive part and gate-stack are connected in series, forming a 1T1R FET, as shown in Fig. 1(b). The insulator in resistive part has a resistive switching property, as shown in Section III. Fig. 1(c) shows a photographic image and the electrical diagram of a 1T1R FET. The dark blue area in Fig. 1(c) highlights the resistive part. Metal electrode was not fabricated on top of the resistive part. Instead, the metal tip functions as the top metal electrode during measurements. In<sub>2</sub>O<sub>3</sub> channel thickness can be precisely controlled by tuning ALD cycles and determined via transmission electron microscopy (TEM), atomic force microscopy (AFM), and ellipsometry, as reported in our previous work [24], [25].

The device fabrication process started with solvent cleaning of p+ Si substrate with 90-nm thermally grown SiO<sub>2</sub> on top. Then, 10-nm Al<sub>2</sub>O<sub>3</sub> was deposited by ALD at 175 °C, using Al(CH<sub>3</sub>)<sub>3</sub> (TMA) and H<sub>2</sub>O as Al and O precursors, as W etching stop layer. Next, 40-nm W was sputtered by physical vapor deposition (PVD) followed by inductive coupled plasma (ICP) etching to pattern buried gate of MOSFET with sharp edges; 10-nm HfO<sub>2</sub> was then deposited by ALD at 200 °C using [(CH<sub>3</sub>)<sub>2</sub>N]<sub>4</sub>Hf (TDMAHf) and H<sub>2</sub>O as Hf and O precursors, followed by 1-nm Al<sub>2</sub>O<sub>3</sub> grown by ALD using the same recipe mentioned before. Gate dielectrics and the insulator in resistive part are deposited simultaneously. In<sub>2</sub>O<sub>3</sub> thin films with thicknesses of 0.7/1/1.2/1.5 nm were then deposited by ALD at 225 °C using (CH<sub>3</sub>)<sub>3</sub>In (TMIn) and H<sub>2</sub>O as In and O precursors. Details about ALD In<sub>2</sub>O<sub>3</sub> recipe can be found in our previous work [24], [25]. Concentrated hydrochloric acid was then applied as etchant to isolate In<sub>2</sub>O<sub>3</sub> channel. In<sub>2</sub>O<sub>3</sub> on top of insulator in resistive part was also removed; 40-nm Ni was then deposited by e-beam evaporation as S/D contacts, patterned by electron beam lithography. The fabrication process has a low thermal budget of 225 °C. Electrical characterization was done at room temperature with Keysight B1500A semiconductor device parameter analyzer.




Fig. 2. (a)  $I_D$ - $V_{GS}$  characteristics of an In<sub>2</sub>O<sub>3</sub> 1T1R FET with  $L_{ch} = 200$  nm,  $T_{ch} = 1$  nm,  $V_{DS} = 1$  V, and different sweep ranges. Sweep directions of all curves are labeled by arrows. Resistive states in different regions are labeled. (b)  $I_C$ - $V_C$  plots of a MIM capacitor of the same insulator as in resistive part in linear scale.  $I_C$  and  $V_C$  stand for measured current and applied voltage of the MIM capacitor, respectively. (c) SS versus  $L_{ch}$  of an In<sub>2</sub>O<sub>3</sub>-based 1T1R FET with  $T_{ch}$  of 1.2 nm. SS is extracted at  $V_{DS} = 0.1$  V and highest transconductance point.

### III. RESULTS AND DISCUSSION

Fig. 2(a) shows the  $I_D$ - $V_{GS}$  characteristics of an In<sub>2</sub>O<sub>3</sub> 1T1R FET with  $L_{ch} = 200$  nm and  $T_{ch} = 1$  nm at  $V_{DS}$  of 1 V and  $V_{GS}$  sweep range from  $\pm 6$  to  $\pm 12$  V. High ON-current, low OFF-current, and large counterclockwise hysteresis loop ( $\Delta V_{th} \approx 10$  V) are observed when sweep range is wider than  $\pm 7$  V. Below this threshold value, the device has weak electrostatic control with  $I_{ON}/I_{OFF}$  less than  $10^2$  and low ON-current below  $10^{-7}$  A/μm. The cause of this phenomenon lies in resistive part's behavior under insufficient bias voltage. In this case, when the bias magnitude is below 7 V, the applied gate voltage is insufficient to trigger the soft breakdown of the insulator, rendering it staying in originally high-resistance state (HRS). As a result, the insulator always absorbs a considerably large portion of voltage drop. Thus, voltage drop across gate-stack is much smaller than the applied bias, and therefore, the electrostatic control of In<sub>2</sub>O<sub>3</sub> channel is less effective.

Beyond this threshold value, the transfer properties, especially with large counterclockwise hysteresis loop [Fig. 2(a)], should be interpreted with the assistance of  $I$ - $V$  characteristics of a metal-insulator-metal (MIM) capacitor ( $I_C$ - $V_C$ ) with the same insulator as resistive part in devices, as shown in Fig. 2(b). Arrows are presented in figure for clarity. The compliance current of 1 nA and sweep range of  $\pm 6$  V are set to protect devices. Started with far negative bias, large voltage across insulator causes conductive filament formation, making the initial state of the insulator low-resistance state (LRS). As the magnitude of bias decreases, the conduction filament dissolves. Hence, LRS quickly decays to HRS. It is until the voltage across the insulator approaches the transition point in positive polarity that it switches from HRS to LRS

again. Similar things happen in the negative polarity region. However, the resistive switching behavior in gate dielectric during the operation of a 1T1R FET is less obvious because of the asymmetric structures of two dielectric stacks, as shown in Fig. 2(a) with low  $I_{\text{OFF}}$ . The voltage drop on the gate dielectric is much smaller than that in the resistive part due to the voltage drop on the channel.

For transfer curves, different from the scenario with sweep range  $< \pm 7$  V, started with far negative  $V_{\text{GS}}$ , the insulator in resistive part is in LRS. Therefore, voltage drops mostly in gate-stack since insulator in resistive part has minor voltage drop. Therefore,  $\text{In}_2\text{O}_3$  channel can be fully depleted by field effect, resulting in a low OFF-current. Since the insulator quickly decays from LRS to HRS when continuing sweeping forward, highly resistive insulator blocks the increase of voltage drop on gate dielectric, rendering the  $\text{In}_2\text{O}_3$  transistor locked in OFF-state, which should turn on approximately at  $V_{\text{th}} = 0$  V at  $T_{\text{ch}} = 1$  nm as reported previously [24], [25]. Similarly, the insulator in resistive part starts in LRS and then quickly switches into HRS as bias sweeps reversely. Therefore, the transistor is locked in ON-state that ON-currents decrease slowly. Resistive states in different regions are labeled in Fig. 2(a).

When bias goes far positive/negative in forward/reverse sweep, the insulator switches from HRS to LRS again, and the voltage drop in HRS has to apply to gate-stack since LRS cannot withhold such high voltage any more, resulting in steep switching with deep sub-60-mV/dec SS at all channel lengths. Note that in phenomenon wise, the  $I$ - $V$  characteristic of 1T1R FET is very similar to that of ferroelectric FET in terms of counterclockwise hysteresis for  $n$ -channel and bi-directional steep slope less than 60 mV/dec. However, device physics is totally different. Ferroelectric FET is based on ferroelectric switch of ferroelectric dielectric, while 1T1R FET is based on resistive switch of  $\text{Al}_2\text{O}_3/\text{HfO}_2$  gate-stack in this work. Fig. 2(c) shows extracted SS values at  $V_{\text{DS}} = 0.1$  V of  $T_{\text{ch}} = 1.2$  nm  $\text{In}_2\text{O}_3$ -based 1T1R FETs with  $L_{\text{ch}}$  ranging from 2  $\mu\text{m}$  down to 200 nm. At least five devices at every channel length are measured and averaged with error bars shown in this figure. SSs in both forward and reverse sweep directions are presented. The average SS at all  $L_{\text{ch}}$  lies below 45 mV/dec. In addition, since this switching mechanism has minor dependence on the transistor itself, the SS versus  $L_{\text{ch}}$  characteristics demonstrates a good immunity to SCEs. Step-wise turning is observed in both sweep directions, as shown in Fig. 2(a). This is due to the instability in the beginning of resistive switching and relatively slow measurement speed unable to screen this instability.

From the analysis above, it is concluded that the 1T1R transistor that turns on and off mostly depends on where the insulator in resistive part undergoes HRS to LRS transition. Also, based on that the LRS-to-HRS switching mechanism makes the device being locked in the states as in LRS, these 1T1R FETs here naturally have two  $V_{\text{th}}$ 's, close to HRS-to-LRS transition points in two polarities, and counterclockwise hysteresis loops. Define MWs as  $\text{MW} = \Delta V_{\text{th}} = V_{\text{th,for}} - V_{\text{th,rev}}$ , where  $V_{\text{th,for}}$  and  $V_{\text{th,rev}}$  are  $V_{\text{th}}$ 's of forward and reserve sweeps, respectively, extracted at  $V_{\text{DS}} = 0.1$  V by linear extrapolation.




Fig. 3. (a)–(d)  $I_{\text{D}}$ - $V_{\text{GS}}$  characteristics of  $\text{In}_2\text{O}_3$  1T1R FETs with  $T_{\text{ch}} = 0.7$  nm/1 nm/1.2 nm/1.5 nm.  $L_{\text{ch}}$  is 200 nm except for device with  $T_{\text{ch}}$  of 1.5 nm, whose  $L_{\text{ch}}$  is 300 nm.

A large MW larger than 10 V averagely is achieved in an  $\text{In}_2\text{O}_3$  1T1R FET with  $T_{\text{ch}}$  of 1 nm. Nonvolatility is also realized in our transistors as a result of insulator's transition from LRS to HRS.

Channel thickness and channel length dependence of device properties are systematically investigated in the following parts. Fig. 3(a)–(d) shows the  $I_{\text{D}}$ - $V_{\text{GS}}$  curves of 1T1R devices with  $T_{\text{ch}} = 0.7/1/1.2/1.5$  nm. Sweep directions are marked by black arrows in figures. All present counterclockwise loops with large hysteresis. Fig. 4 summarizes the scaling metrics of  $\text{In}_2\text{O}_3$ -based 1T1R FETs with  $L_{\text{ch}}$  from 2  $\mu\text{m}$  down to 200 nm and with various  $T_{\text{ch}}$ 's of 0.7/1/1.2/1.5 nm. Each data point represents the average of at least five devices with error bar presented. Fig. 4(a) and (b) shows the characteristics of maximum  $I_{\text{DS}}$  ( $I_{\text{max}}$ ) and ON-current ( $I_{\text{ON}}$ ) against  $L_{\text{ch}}$  at various  $T_{\text{ch}}$ .  $I_{\text{max}}$  and  $I_{\text{ON}}$  are extracted at  $V_{\text{DS}} = 1$  V.  $I_{\text{ON}}$  is specified at  $V_{\text{GS}} = 0$  V. The devices mostly follow a  $1/L$  scaling trend. Fig. 4(c) shows the impact of  $T_{\text{ch}}$  and  $L_{\text{ch}}$  on OFF-current ( $I_{\text{OFF}}$ ). The OFF-currents of 1T1R FETs with  $T_{\text{ch}} = 0.7/1/1.2$  nm are suppressed down to  $10^{-9}$   $\mu\text{A}/\mu\text{m}$  ranging from all  $L_{\text{ch}}$ 's. The real  $I_{\text{OFF}}$  could be beyond the measurement limit since  $\text{In}_2\text{O}_3$  has a bandgap larger than 3 eV [24]. Fig. 4(d) shows the calculated  $I_{\text{ON}}/I_{\text{OFF}}$  from experiments. Most of the devices show good uniformity with small error bars. Some large error bars of  $I_{\text{OFF}}$  and  $I_{\text{ON}}/I_{\text{OFF}}$  of transistors with  $T_{\text{ch}} = 1.5$  nm are due to logarithm transformation of negative value when the standard deviation is greater than mean. The relatively large standard deviation of  $I_{\text{OFF}}$  of devices with  $T_{\text{ch}} = 1.5$  nm results from the sensitivity to measurement range since  $V_{\text{th}}$  of these devices is close to minimum bias applied.

The 1T1R FET with  $T_{\text{ch}} = 1.5$  nm presents a different curve shape shown in Fig. 3 with unsuppressed  $I_{\text{OFF}}$ 's, accompanied by obvious SCE that  $I_{\text{OFF}}$  increases with shrinking  $L_{\text{ch}}$ , as shown in Fig. 4(c). These phenomena are because of  $V_{\text{th}}$  of  $\text{In}_2\text{O}_3$  transistor with  $T_{\text{ch}}$  of 1.5 nm that is close to the LRS-to-HRS transition point of the insulator in resistive part. As discussed before, the OFF-state of the 1T1R FET is due to a block of voltage growth caused by HRS. Therefore,






Fig. 4. (a)  $I_{D,max}$ , (b)  $I_{ON}$ , (c)  $I_{OFF}$ , and (d)  $I_{ON}/I_{OFF}$  scaling metrics of  $\text{In}_2\text{O}_3$ -based 1T1R FETs with  $L_{ch}$  from  $2 \mu\text{m}$  to  $200 \text{ nm}$  and  $T_{ch}$  from  $0.7$  to  $1.5 \text{ nm}$ . All data are extracted at  $V_{DS} = 1 \text{ V}$  unless otherwise specified.  $I_{ON}$  is specified at  $V_{GS} = 0 \text{ V}$ . Each data point represents the average of at least five devices with error bars.




Fig. 5. MW versus  $L_{ch}$  of  $\text{In}_2\text{O}_3$  1T1R FETs with  $L_{ch}$  from  $2 \mu\text{m}$  to  $200 \text{ nm}$  and  $T_{ch}$  from  $0.7$  to  $1.5 \text{ nm}$ . MWs are calculated at  $V_{DS}$  of  $0.1 \text{ V}$ . Each data point represents the average of at least five devices with error bar presented.

this requires that the bias enabling LRS-to-HRS transition is smaller than  $V_{th}$  of the  $\text{In}_2\text{O}_3$  transistor. Devices with  $T_{ch}$  of  $0.7/1.2 \text{ nm}$  are in such cases. However,  $\text{In}_2\text{O}_3$  transistor with  $T_{ch}$  of  $1.5 \text{ nm}$  has much more negative  $V_{th}$ , which is near or smaller than the LRS-to-HRS transition point, resulting in devices not being locked in OFF-states or completely depleted, especially for short-channel devices where  $V_{th}$  may be more negative [24], [25]. Therefore,  $I_{OFF}$  is larger in short-channel devices, as shown in Fig. 4(c).

Although devices of all four  $T_{ch}$ 's show considerable MWs, device with  $T_{ch} = 0.7 \text{ nm}/1.5 \text{ nm}$  shows larger MWs than the middle two. MW's relationship against  $L_{ch}$  is shown in Fig. 5.  $\text{In}_2\text{O}_3$  1T1R FETs with  $T_{ch}$  of  $1 \text{ nm}/1.2 \text{ nm}$  show quite the same MWs about  $10 \text{ V}$ , which are almost independent on  $L_{ch}$ . In a short-channel case, a device with  $T_{ch} = 1.5 \text{ nm}$  has the largest MW (larger than  $15 \text{ V}$ ), which decreases to  $10 \text{ V}$  when  $L_{ch}$  increases. Comparing Fig. 3(d) with Fig. 3(b), it is obvious that the extra MW portion mainly comes from a more negative  $V_{th}$  in the reserve sweep. This is likely a result of that  $V_{th}$  is even more negative than HRS to LRS transition point. The positive  $V_{th}$  of the devices with  $T_{ch}$  of  $0.7 \text{ nm}$  is determined by  $V_{th}$  of the transistors, rather than the resistive




Fig. 6. (a) Retention and (b) endurance performance of  $\text{In}_2\text{O}_3$ -based 1T1R FETs with  $T_{ch}$  of  $1.2 \text{ nm}$  and  $L_{ch}$  of  $1 \mu\text{m}$  at  $V_{DS}$  of  $0.1 \text{ V}$ .  $I_D$  at  $V_{GS}$  of  $0 \text{ V}$  for both set and reset are shown. (c) and (d) Test sequences of retention and endurance characteristics, respectively.

switching point due to that the former is greater than the latter. As  $L_{ch}$  increases,  $V_{th}$  of transistors and, thus, positive  $V_{th}$  of 1T1R FETs shift positively, resulting in a larger MW.  $T_{ch}$  of  $1 \text{ nm}/1.2 \text{ nm}$  is preferred to have a stable MW for 1T1R FETs.

The reliability is critical for  $\text{In}_2\text{O}_3$ -based 1T1R FETs toward nonvolatile memory application, as shown in Fig. 6. Fig. 6(a) and (b) shows the retention and endurance performance of devices for both set and reset with  $T_{ch}$  of  $1.2 \text{ nm}$  and  $L_{ch}$  of  $1 \mu\text{m}$  at  $V_{DS}$  of  $0.1 \text{ V}$ , respectively. 1T1R FETs show negligible change of  $I_D$  at zero gate bias after both set and reset within  $20000 \text{ s}$  and thus keep an  $I_{ON}/I_{OFF}$  ratio over  $10^6$ , demonstrating ideal retention characteristics toward nonvolatile memory application. For endurance performance,  $I_D$  at zero gate bias for reset increases about six orders within  $1000$  cycles, whereas  $I_D$  for set undergoes minor change. Hence,  $I_{ON}/I_{OFF}$  shrinks within  $1000$  endurance cycles. This is likely a result of the degrading quality of resistive part under multiple switches.

By balancing  $I_{ON}/I_{OFF}$ , MW, and device variation combined,  $\text{In}_2\text{O}_3$  1T1R FET with  $T_{ch}$  of  $1.2 \text{ nm}$  is optimal for application, which shows the highest ON/OFF ratio larger than  $10^{10}$  at  $V_{GS} = 0 \text{ V}$ , high ON-current, immunity to SCEs, and a stable MW around  $10 \text{ V}$ . The device performance still has rooms to boost by further scaling, optimizing dielectrics thickness and process optimization. The device uniformity can be improved by further optimizing ALD processes. The operation voltage can also be scaled down by only selectively scaling down the dielectric thickness at the resistive part to lower the switching voltage while maintaining the high-quality gate dielectric on the transistor. This work is just the first report on BEOL compatible 1T1R FETs for nonvolatile memory applications using ALD  $\text{In}_2\text{O}_3$  as transistor channels. The reliability performance of  $\text{In}_2\text{O}_3$ -based 1T1R FETs still has room to improve by optimizing interface quality and endurance properties of resistive part under multiple switches. A complete study and optimization are still demanded to qualify  $\text{In}_2\text{O}_3$ -based 1T1R FETs for BEOL compatible logic/memory integration toward near-/in-memory computing.

#### IV. CONCLUSION

In summary, scaled BEOL-compatible ALD  $\text{In}_2\text{O}_3$ -based 1T1R FETs with channel thickness down to 0.7 nm and channel length down to 200 nm are demonstrated. High uniformity, high  $I_{\text{ON}}/I_{\text{OFF}}$  larger than  $10^{10}$  at  $V_{\text{GS}} = 0$  V, large MW exceeding 10 V, and deep sub-60-mV/dec SS are achieved. Switching between two resistive states offers two different threshold voltages with nonvolatility. Dependence of device characteristics on channel length and thickness is thoroughly analyzed with optimal channel thickness determined to be 1.2-nm balancing multiple factors. ALD processes bring devices with wafer-scale uniformity and atomic-level control of dielectrics and semiconductor thickness. Low thermal budget below 225 °C, combined with high-performance memory characteristics, demonstrates the ALD  $\text{In}_2\text{O}_3$ -based 1T1R FETs a promising candidate for monolithic BEOL logic/memory to realize near-/in-memory computing.

#### REFERENCES

- [1] M. Di Ventra and Y. V. Pershin, "The parallel approach," *Nature Phys.*, vol. 9, no. 4, pp. 200–202, Apr. 2013, doi: [10.1038/nphys2566](https://doi.org/10.1038/nphys2566).
- [2] M. Horowitz, "1.1 Computing's energy problem (and what we can do about it)," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2014, pp. 10–14, doi: [10.1109/ISSCC.2014.6757323](https://doi.org/10.1109/ISSCC.2014.6757323).
- [3] G. Indiveri and S.-C. Liu, "Memory and information processing in neuromorphic systems," *Proc. IEEE*, vol. 103, no. 8, pp. 1379–1397, Aug. 2015, doi: [10.1109/JPROC.2015.2444094](https://doi.org/10.1109/JPROC.2015.2444094).
- [4] I. Vourkas and G. C. Sirakoulis, "Emerging memristor-based logic circuit design approaches: A review," *IEEE Circuits Syst. Mag.*, vol. 16, no. 3, pp. 15–30, Jul. 2016, doi: [10.1109/MCAS.2016.2583673](https://doi.org/10.1109/MCAS.2016.2583673).
- [5] D. Ielmini and H.-S.-P. Wong, "In-memory computing with resistive switching devices," *Nature Electron.*, vol. 1, no. 6, pp. 333–343, Jun. 2018, doi: [10.1038/s41928-018-0092-2](https://doi.org/10.1038/s41928-018-0092-2).
- [6] O. Mutlu, S. Ghose, J. Gómez-Luna, and R. Ausavarungnirun, "Processing data where it makes sense: Enabling in-memory computation," *Microprocessors Microsyst.*, vol. 67, pp. 28–41, Jun. 2019, doi: [10.1016/j.micpro.2019.01.009](https://doi.org/10.1016/j.micpro.2019.01.009).
- [7] A. Sebastian, M. Le Gallo, R. Khaddam-Aljameh, and E. Eleftheriou, "Memory devices and applications for in-memory computing," *Nature Nanotechnol.*, vol. 15, no. 7, pp. 529–544, Jul. 2020, doi: [10.1038/s41565-020-0655-z](https://doi.org/10.1038/s41565-020-0655-z).
- [8] R. Yang, "In-memory computing with ferroelectrics," *Nature Electron.*, vol. 3, no. 5, pp. 237–238, May 2020, doi: [10.1038/s41928-020-0411-2](https://doi.org/10.1038/s41928-020-0411-2).
- [9] T. Zanotti, F. M. Puglisi, and P. Pavan, "Smart logic-in-memory architecture for low-power non-von Neumann computing," *IEEE J. Electron Devices Soc.*, vol. 8, no. 8, pp. 757–764, Apr. 2020, doi: [10.1109/JEDS.2020.2987402](https://doi.org/10.1109/JEDS.2020.2987402).
- [10] H. Akinaga and H. Shima, "Resistive random access memory (ReRAM) based on metal oxides," *Proc. IEEE*, vol. 98, no. 12, pp. 2237–2251, Dec. 2010, doi: [10.1109/JPROC.2010.2070830](https://doi.org/10.1109/JPROC.2010.2070830).
- [11] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "'Memristive' switches enable 'stateful' logic operations via material implication," *Nature*, vol. 464, no. 7290, pp. 873–876, Apr. 2010, doi: [10.1038/nature08940](https://doi.org/10.1038/nature08940).
- [12] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nature Nanotechnol.*, vol. 8, no. 1, pp. 13–24, Jan. 2013, doi: [10.1038/nnano.2012.240](https://doi.org/10.1038/nnano.2012.240).
- [13] H.-S.-P. Wong and S. Salahuddin, "Memory leads the way to better computing," *Nature Nanotechnol.*, vol. 10, no. 3, pp. 191–194, Mar. 2015, doi: [10.1038/nnano.2015.29](https://doi.org/10.1038/nnano.2015.29).
- [14] Z.-R. Wang *et al.*, "Efficient implementation of Boolean and full-adder functions with 1T1R RRAMs for beyond von Neumann in-memory computing," *IEEE Trans. Electron Devices*, vol. 65, no. 10, pp. 4659–4666, Oct. 2018, doi: [10.1109/TED.2018.2866048](https://doi.org/10.1109/TED.2018.2866048).
- [15] M. Sivan *et al.*, "All  $\text{WSe}_2$  1T1R resistive RAM cell for future monolithic 3D embedded memory integration," *Nature Commun.*, vol. 10, no. 1, pp. 1–12, Dec. 2019, doi: [10.1038/s41467-019-13176-4](https://doi.org/10.1038/s41467-019-13176-4).
- [16] W. Shen *et al.*, "Stateful logic operations in one-transistor-one-resistor resistive random access memory array," *IEEE Electron Device Lett.*, vol. 40, no. 9, pp. 1538–1541, Sep. 2019, doi: [10.1109/LED.2019.2931947](https://doi.org/10.1109/LED.2019.2931947).
- [17] J. Wu, F. Mo, T. Saraya, T. Hiramoto, and M. Kobayashi, "A monolithic 3-D integration of RRAM array and oxide semiconductor FET for in-memory computing in 3-D neural network," *IEEE Trans. Electron Devices*, vol. 67, no. 12, pp. 5322–5328, Dec. 2020, doi: [10.1109/TED.2020.3033831](https://doi.org/10.1109/TED.2020.3033831).
- [18] L. Cheng *et al.*, "In-memory Hamming weight calculation in a 1T1R memristive array," *Adv. Electron. Mater.*, vol. 6, no. 9, Sep. 2020, Art. no. 2000457, doi: [10.1002/aelm.202000457](https://doi.org/10.1002/aelm.202000457).
- [19] W. Shen *et al.*, "A novel capacitor-based stateful logic operation scheme for in-memory computing in 1T1R RRAM array," in *Proc. 4th IEEE Electron Devices Technol. Manuf. Conf. (EDTM)*, Apr. 2020, pp. 1–4, doi: [10.1109/EDTM47692.2020.9117832](https://doi.org/10.1109/EDTM47692.2020.9117832).
- [20] P. Batude *et al.*, "3D monolithic integration," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2011, pp. 2233–2236, doi: [10.1109/ISCAS.2011.5938045](https://doi.org/10.1109/ISCAS.2011.5938045).
- [21] S. Datta, S. Dutta, B. Grisafe, J. Smith, S. Srinivasa, and H. Ye, "Back-end-of-line compatible transistors for monolithic 3-D integration," *IEEE Micro*, vol. 39, no. 6, pp. 8–15, Nov. 2019, doi: [10.1109/MM.2019.2942978](https://doi.org/10.1109/MM.2019.2942978).
- [22] T. Kamiya, K. Nomura, and H. Hosono, "Present status of amorphous In–Ga–Zn–O thin-film transistors," *Sci. Technol. Adv. Mater.*, vol. 11, no. 4, p. 23, Nov. 2010, doi: [10.1088/1468-6996/11/4/044305](https://doi.org/10.1088/1468-6996/11/4/044305).
- [23] E. Fortunato, P. Barquinha, and R. Martins, "Oxide semiconductor thin-film transistors: A review of recent advances," *Adv. Mater.*, vol. 24, no. 22, pp. 2945–2986, Jun. 2012, doi: [10.1002/adma.201103228](https://doi.org/10.1002/adma.201103228).
- [24] M. Si *et al.*, "Why  $\text{In}_2\text{O}_3$  can make 0.7 nm atomic layer thin transistors," *Nano Lett.*, vol. 21, no. 1, pp. 500–506, Jan. 2021, doi: [10.1021/acs.nanolett.0c03967](https://doi.org/10.1021/acs.nanolett.0c03967).
- [25] M. Si, Z. Lin, A. Charnas, and P. D. Ye, "Scaled atomic-layer-deposited indium oxide nanometer transistors with maximum drain current exceeding 2 A/mm at drain voltage of 0.7 V," *IEEE Electron Device Lett.*, vol. 42, no. 2, pp. 184–187, Feb. 2021, doi: [10.1109/LED.2020.3043430](https://doi.org/10.1109/LED.2020.3043430).
- [26] S. Li *et al.*, "Nanometre-thin indium tin oxide for advanced high-performance electronics," *Nature Mater.*, vol. 18, no. 10, pp. 1091–1097, Oct. 2019, doi: [10.1038/s41563-019-0455-8](https://doi.org/10.1038/s41563-019-0455-8).
- [27] W. Chakraborty, B. Grisafe, H. Ye, I. Lightcap, K. Ni, and S. Datta, "BEOL compatible dual-gate ultra thin-body W-doped indium-oxide transistor with  $I_{\text{on}}=370\mu\text{A}/\mu\text{m}$ , SS = 73 mV/dec and  $I_{\text{on}}/I_{\text{off}}$  ratio  $>4\times 10^9$ ," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2, doi: [10.1109/VLSITechnology18217.2020.9265064](https://doi.org/10.1109/VLSITechnology18217.2020.9265064).
- [28] M. Si *et al.*, "Indium–tin–oxide transistors with one nanometer thick channel and ferroelectric gating," *ACS Nano*, vol. 14, no. 9, pp. 11542–11547, Sep. 2020, doi: [10.1021/acs.nano.0c03978](https://doi.org/10.1021/acs.nano.0c03978).
- [29] K. Han, S. Samanta, S. Xu, Y. Wu, and X. Gong, "High field temperature-independent field-effect mobility of amorphous indium–gallium–zinc oxide thin-film transistors: Understanding the importance of equivalent-oxide-thickness downscaling," *IEEE Trans. Electron Devices*, vol. 68, no. 1, pp. 118–124, Jan. 2021, doi: [10.1109/TED.2020.3035737](https://doi.org/10.1109/TED.2020.3035737).
- [30] Q. Huang, R. Huang, Y. Pan, S. Tan, and Y. Wang, "Resistive-gate field-effect transistor: A novel steep-slope device based on a metal–Insulator–Metal–Oxide gate stack," *IEEE Electron Device Lett.*, vol. 35, no. 8, pp. 877–879, Aug. 2014, doi: [10.1109/LED.2014.2327219](https://doi.org/10.1109/LED.2014.2327219).