

# Why In<sub>2</sub>O<sub>3</sub> Can Make 0.7 nm Atomic Layer Thin Transistors

Mengwei Si, Yaoqiao Hu, Zehao Lin, Xing Sun, Adam Charnas, Dongqi Zheng, Xiao Lyu, Haiyan Wang, Kyeongjae Cho, and Peide D. Ye\*



Cite This: *Nano Lett.* 2021, 21, 500–506



Read Online

ACCESS |



Metrics & More




Article Recommendations



Supporting Information

**ABSTRACT:** In this work, we demonstrate enhancement-mode field-effect transistors by an atomic-layer-deposited (ALD) amorphous In<sub>2</sub>O<sub>3</sub> channel with thickness down to 0.7 nm. Thickness is found to be critical on the materials and electron transport of In<sub>2</sub>O<sub>3</sub>. Controllable thickness of In<sub>2</sub>O<sub>3</sub> at atomic scale enables the design of sufficient 2D carrier density in the In<sub>2</sub>O<sub>3</sub> channel integrated with the conventional dielectric. The threshold voltage and channel carrier density are found to be considerably tuned by channel thickness. Such a phenomenon is understood by the trap neutral level (TNL) model, where the Fermi-level tends to align deeply inside the conduction band of In<sub>2</sub>O<sub>3</sub> and can be modulated to the bandgap in atomic layer thin In<sub>2</sub>O<sub>3</sub> due to the quantum confinement effect, which is confirmed by density function theory (DFT) calculation. The demonstration of enhancement-mode amorphous In<sub>2</sub>O<sub>3</sub> transistors suggests In<sub>2</sub>O<sub>3</sub> is a competitive channel material for back-end-of-line (BEOL) compatible transistors and monolithic 3D integration applications.

**KEYWORDS:** indium oxide, oxide semiconductor, thin-film transistor, charge neutrality level, ultrathin body, enhancement-mode



Amorphous oxide semiconductors, such as indium-gallium-zinc-oxide (IGZO), are leading channel materials in thin-film transistors (TFTs) for flat-panel display applications.<sup>1</sup> Recently, oxide semiconductors, such as indium oxide (In<sub>2</sub>O<sub>3</sub>), indium-tin-oxide (ITO),<sup>2,3</sup> W-doped In<sub>2</sub>O<sub>3</sub> (IWO),<sup>4</sup> and IGZO,<sup>5,6</sup> attracted revived interest because it can be applied in back-end-of-line (BEOL) compatible transistors for monolithic 3D integration. Although In<sub>2</sub>O<sub>3</sub> has a much higher electron mobility than quaternary IGZO, IGZO was adopted and commercialized in TFT technology rather than In<sub>2</sub>O<sub>3</sub> because of two reasons.<sup>7</sup> First, In<sub>2</sub>O<sub>3</sub> forms poly-crystalline films deposited by sputtering, resulting in unstable electrical properties due to grain boundaries. Second, electron density of bulk In<sub>2</sub>O<sub>3</sub> films is very high, on the order of  $1 \times 10^{20}$  /cm<sup>3</sup>, and difficult to control so that enhancement-mode operation cannot be achieved to suppress off-current ( $I_{\text{OFF}}$ ) at zero gate bias. These two major challenges prevented In<sub>2</sub>O<sub>3</sub> from being employed in TFT technology for display applications and limited the application of In<sub>2</sub>O<sub>3</sub> as a channel for BEOL compatible transistors.

Here, enhancement-mode amorphous In<sub>2</sub>O<sub>3</sub> transistors are clearly demonstrated to overcome the above two limitations, by applying atomic layer ultrathin In<sub>2</sub>O<sub>3</sub> film enabled by atomic layer deposition (ALD). The thickness of In<sub>2</sub>O<sub>3</sub> is the most critical parameter, varying from 0.7 to 1.5 nm here. First, ultrathin In<sub>2</sub>O<sub>3</sub> causes the reduction of 2D channel carrier density and the realization of enhancement-mode In<sub>2</sub>O<sub>3</sub> transistors. Second, ALD-grown ultrathin In<sub>2</sub>O<sub>3</sub> film<sup>8–11</sup> is amorphous, confirmed by high-resolution transmission electron microscopy (HRTEM). It is also well-known that the degree of crystallinity decreases while reducing the film thickness down to 2–3 nm in certain oxides.<sup>12</sup> More


importantly, this work unveils the interface physics of why In<sub>2</sub>O<sub>3</sub> can be scaled down to 0.7 nm as thin as a monolayer of MoS<sub>2</sub>, in great contrast to the thickness scaling limit about 3 nm for Si and 10 nm for GaAs.


The amorphous In<sub>2</sub>O<sub>3</sub> transistors exhibit clear switching characteristics even with only 0.7 nm thick channel, showing on/off ratio over 7 orders and enhancement-mode operation. The carrier transport mechanism in an atomically thin 3D semiconducting channel less than 1 nm is unexplored. In this work, carrier transport is investigated on In<sub>2</sub>O<sub>3</sub> transistors with various channel thickness ( $T_{\text{ch}}$ ) from 1.5 nm down to 0.7 nm. The threshold voltage ( $V_{\text{T}}$ ) of In<sub>2</sub>O<sub>3</sub> transistors are found to be considerably tuned by  $T_{\text{ch}}$  from depletion-mode to enhancement-mode. It is understood that trap neutral level (TNL) alignment<sup>13–24</sup> to ultrathin In<sub>2</sub>O<sub>3</sub> plays a critical role in all these In<sub>2</sub>O<sub>3</sub> transistor characteristics. In bulk or thick In<sub>2</sub>O<sub>3</sub> films, TNL lies far above the conduction band minimum ( $E_{\text{C}}$ ),<sup>24</sup> so that undoped bulk In<sub>2</sub>O<sub>3</sub> film is always n-type with high carrier density, as shown in Figure S1. Depletion-mode In<sub>2</sub>O<sub>3</sub> transistors with large drain currents are easy to demonstrate because of high electron density and mobility.<sup>3</sup> In ultrathin In<sub>2</sub>O<sub>3</sub> films down to nanometer scale, the band gap is strongly affected by quantum confinement effect like 2D van der Waals materials. Therefore, TNL can be turned from far

**Received:** October 3, 2020

**Revised:** December 22, 2020

**Published:** December 29, 2020





**Figure 1.** (a) Schematic diagram of an  $\text{In}_2\text{O}_3$  transistor. (b) Gate stack of  $\text{In}_2\text{O}_3$  transistors. 40 nm W is used as gate metal, 10 nm  $\text{HfO}_2$ /1 nm  $\text{Al}_2\text{O}_3$  bilayer is used as gate insulator, and 80 nm Ni is used for source/drain electrodes. (c) SEM and AFM measurements of  $\text{In}_2\text{O}_3$  transistor with channel thickness of 0.7 nm. Cross-sectional HRTEM images of (d) 0.7 nm and (e) 1.2 nm thick  $\text{In}_2\text{O}_3$ , confirming the thickness of  $\text{In}_2\text{O}_3$  and the amorphous phase.


above  $E_C$  to below  $E_C$ , by decreasing  $T_{\text{ch}}$  from 1.5 to 0.7 nm, because of the bandgap enhancement. Therefore, enhancement-mode operation can be achieved on  $\text{In}_2\text{O}_3$  transistors, although the drain currents are dropped because of the reduction of carrier density and mobility.

The demonstration of enhancement-mode amorphous  $\text{In}_2\text{O}_3$  transistor suggests  $\text{In}_2\text{O}_3$  is a competitive channel material for TFT technology in display applications and for BEOL compatible transistor applications. From the device application point of view, it offers general advantages over 2D van der Waals materials such as wafer size homogeneous deposition, ALD dielectric integration, and ultimate scaling due to atomic layer thin channel and a relatively low dielectric constant of 8.9 for  $\text{In}_2\text{O}_3$ .<sup>25</sup> Moreover, ALD  $\text{In}_2\text{O}_3$  enables tremendous new opportunities for the BEOL device process and integration because of its BEOL compatible low-temperature process, wafer-scale homogeneous films, atomically thin and smooth surface for ultimately scaled devices, high mobility, and more importantly, the conformality on side walls, deep trenches, and 3D structures for 3D device integration.

Figure 1a shows the schematic diagram of a back-gate  $\text{In}_2\text{O}_3$  TFT fabricated on silicon substrate. Figure 1b shows the gate stack with detailed layer thicknesses. The gate stack consists of 40 nm W as gate metal, 10 nm  $\text{HfO}_2$  and 1 nm  $\text{Al}_2\text{O}_3$  as gate dielectrics, 0.7–1.5 nm  $\text{In}_2\text{O}_3$  as semiconducting channels, and 80 nm Ni as source/drain (S/D) ohmic contacts. One nanometer  $\text{Al}_2\text{O}_3$  is applied to protect  $\text{HfO}_2$  during processing and improve the interface quality. The device fabrication process is described in the Methods section and has a low thermal budget of 225 °C as BEOL compatible device technology. Figure 1c presents a scanning electron microscopy (SEM) image of a fabricated  $\text{In}_2\text{O}_3$  transistor, capturing the W gate metal and Ni S/D ohmic contacts. Note that the nanometer-thin  $\text{In}_2\text{O}_3$  channel is too thin to be visible under SEM, the thickness of which is determined together by atomic force microscopy (AFM) and HRTEM. The inset of Figure 1c

is the AFM measurement of  $\text{In}_2\text{O}_3$  on a fabricated  $\text{In}_2\text{O}_3$  with a measured  $T_{\text{ch}}$  of 0.7 nm. Cross-sectional HRTEM images of 0.7 and 1.2 nm thick  $\text{In}_2\text{O}_3$  are illustrated in Figure 1d, e, respectively.  $\text{In}_2\text{O}_3$  transistors with various  $T_{\text{ch}}$  of 0.7, 1, 1.2, and 1.5 nm are fabricated and studied. The HRTEM images demonstrate that ultrathin  $\text{In}_2\text{O}_3$  films in nanometer scale by ALD is amorphous, which is very different from bulk polycrystalline  $\text{In}_2\text{O}_3$  films deposited by sputtering.<sup>7</sup> This amorphous property most likely originates from the thickness-dependent crystallinity,<sup>12</sup> which is widely reported in various oxides.

Figure 2a shows the  $I_{\text{D}}-V_{\text{GS}}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with channel length ( $L_{\text{ch}}$ ) of 0.2  $\mu\text{m}$  and  $T_{\text{ch}}$  of 0.7 nm, exhibiting on/off ratio over 7 orders and  $V_{\text{T}}$  of 4.9 V extracted by linear extrapolation. The  $\text{In}_2\text{O}_3$  channel is composed of only a few atoms vertically.  $\text{In}_2\text{O}_3$  also has a low dielectric constant of 8.9, which further enhances the gate electrostatic control. The ultrathin channel and low dielectric constant properties can improve the immunity to short channel effects for ultrascaled BEOL logic application. The  $I_{\text{D}}-V_{\text{DS}}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with  $L_{\text{ch}}$  of 0.2  $\mu\text{m}$  and  $T_{\text{ch}}$  of 0.7 nm are presented in Figure 2b, with a maximum drain current of 0.5  $\mu\text{A}/\mu\text{m}$  at  $V_{\text{DS}} = 4$  V. Figure 2c shows the  $I_{\text{D}}-V_{\text{GS}}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with  $L_{\text{ch}}$  of 0.2  $\mu\text{m}$  and  $T_{\text{ch}}$  of 1 nm, exhibiting an on/off ratio over 9 orders and a  $V_{\text{T}}$  of 3.0 V. Enhancement-mode operation is also achieved with a 1 nm thick  $\text{In}_2\text{O}_3$  channel. The corresponding  $I_{\text{D}}-V_{\text{DS}}$  curve is shown in Figure 2d, with a maximum drain current improved to 96  $\mu\text{A}/\mu\text{m}$  at  $V_{\text{DS}} = 3$  V. Figure 2(e) illustrates the  $I_{\text{D}}-V_{\text{GS}}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with  $L_{\text{ch}}$  of 0.2  $\mu\text{m}$  and  $T_{\text{ch}}$  of 1.2 nm, exhibiting on/off ratio over 10 orders of magnitude and  $V_{\text{T}}$  of 0.3 V. The  $I_{\text{D}}-V_{\text{DS}}$  characteristics are shown in Figure 2f, with a maximum drain current of 503  $\mu\text{A}/\mu\text{m}$  at  $V_{\text{DS}} = 1.2$  V. Figure 2g presents the  $I_{\text{D}}-V_{\text{GS}}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with  $L_{\text{ch}}$  of 0.2  $\mu\text{m}$  and  $T_{\text{ch}}$  of 1.5 nm, exhibiting an on/off ratio over 7 orders of




**Figure 2.** (a)  $I_D$ - $V_{GS}$  and (b)  $I_D$ - $V_{DS}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with channel length of 0.2  $\mu\text{m}$  and channel thickness of 0.7 nm, exhibiting an on/off ratio  $>1 \times 10^7$  and enhancement-mode operation. (c)  $I_D$ - $V_{GS}$  and (d)  $I_D$ - $V_{DS}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with channel length of 0.2  $\mu\text{m}$  and channel thickness of 1 nm. (e)  $I_D$ - $V_{GS}$  and (f)  $I_D$ - $V_{DS}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with channel length of 0.2  $\mu\text{m}$  and channel thickness of 1.2 nm. (g)  $I_D$ - $V_{GS}$  and (h)  $I_D$ - $V_{DS}$  characteristics of an  $\text{In}_2\text{O}_3$  transistor with channel length of 0.2  $\mu\text{m}$  and channel thickness of 1.2 nm, showing on-current  $>1$  A/mm.


magnitude and a  $V_T$  of  $-3.8$  V. The  $I_D$ - $V_{DS}$  characteristics are shown in Figure 2h, with a maximum drain current of 1 mA/ $\mu\text{m}$  at  $V_{DS} = 1$  V. All these device performances are among the best for thin-film transistor technology, not counting its atomic thin channel and the potential enhancement by further scaling.

As can be seen, the electron transport in ultrathin  $\text{In}_2\text{O}_3$  is very different from that of bulk  $\text{In}_2\text{O}_3$ . Thickness-dependent electron transport properties are studied statistically in Figure 3, where each data point represents the average of at least five devices with error bar as standard deviation. The very small standard deviation confirms the highly uniformity of ALD

grown  $\text{In}_2\text{O}_3$ . Figure 3a shows the thickness-dependent  $V_T$  of  $\text{In}_2\text{O}_3$  transistors with  $L_{ch} = 0.2$   $\mu\text{m}$ .  $V_T$  changes from 4.5 V to  $-3.8$  V by increasing  $T_{ch}$  from 0.7 to 1.5 nm. Both enhancement-mode and depletion-mode are achieved by  $T_{ch}$  control. The thickness-dependent field-effective mobility ( $\mu_{FE}$ ) is shown in Figure 3b, where  $\mu_{FE}$  is extracted from transconductance ( $g_m$ ) at low  $V_{DS}$  of 0.1 V.  $\mu_{FE}$  decreases exponentially with  $T_{ch}$ , suggesting stronger disorder induced potential fluctuation in  $E_C$  and electron scattering in atomic layer thin  $\text{In}_2\text{O}_3$  film. Figure 3c presents the  $g_m$  versus  $T_{ch}$  at  $V_{DS} = 1$  V of  $\text{In}_2\text{O}_3$  transistors with  $L_{ch}$  of 0.2  $\mu\text{m}$ .  $g_m$  increases



**Figure 3.** (a) Threshold voltage, (b) field effective mobility, and (c) transconductance at  $V_{DS} = 1$  V versus channel thickness of  $In_2O_3$  MOSFETs with channel length of  $0.2 \mu m$ . Each data point represents the average of at least 5 devices.



**Figure 4.** (a) Atomic structure of  $In_2O_3$  film used in the DFT calculations. The film thickness of  $In_2O_3$  layer is varied to simulate the quantum confinement effect. (b) Calculated band structure at  $In_2O_3$  film thicknesses of 0.7, 1.0, 1.2, and 1.5 nm and bulk along the  $\Gamma$  to X-direction. The red and black lines represent the bands contributed from  $In_2O_3$  and  $Al_2O_3$ , respectively. The shadowed areas indicate the band gaps of  $In_2O_3$ . Horizontal black dashed lines outline the band edges of  $Al_2O_3$ . TNL is indicated at 0.4 eV above the  $E_C$  of bulk  $In_2O_3$ , where TNL alignments relative to the conduction band minima are modulated by the thickness of  $In_2O_3$  due to quantum confinement.

with thicker  $T_{ch}$  due to a higher mobility and a maximum  $g_m$  of  $162 \mu S/\mu m$  at  $T_{ch}$  of 1.5 nm is achieved at  $V_{DS} = 1$  V.

Why all of sudden can we scale the 3D semiconductor channel down to an atomic layer thinness of 0.7–1.5 nm, comparable to the thickness of a monolayer or bilayer of 2D van der Waals materials and far thinner than those limits for conventional 3D semiconductors such as Si and GaAs? The

Fermi-level pinning concept is extremely important in semiconductor materials and device development and various models were developed spanning several decades.<sup>13–24,26,27</sup>

Because the physics and chemistry of interfaces are very complex, there are no comprehensive models for both metal/semiconductor and semiconductor/dielectric interfaces. The charge neutrality level (CNL) model is widely applied to

describe the metal/semiconductor interface.<sup>16</sup> Meanwhile, we can use so-called trap neutral level (TNL) to describe all the experimental observation in III–V and Ge with ALD dielectrics.<sup>20,21,23</sup> More interestingly, the energy level and its alignments of CNL, TNL or even defect energy level in all bulk semiconductors are eventually strongly correlated and similar. From the perspective of basic physical concepts, such agreement is because all of these phenomena are related to defects, no matter whether these defects are located at interfaces or in the semiconductor bulks.

First of all, CNL in bulk  $\text{In}_2\text{O}_3$  lies about 0.4 eV above  $E_C$  so that thick  $\text{In}_2\text{O}_3$  film is considered as conducting oxide.<sup>24,26</sup> The similar band alignment can be found in  $\text{SnO}_2$  about 0.5 eV above  $E_C$  so that ITO as a combination of  $\text{In}_2\text{O}_3$  and  $\text{SnO}_2$  has an ultrahigh electron density<sup>3</sup> and is widely used as transparent conductor. The location of  $E_F$  in  $\text{In}_2\text{O}_3$  at semiconductor/dielectric interface is known to be determined by the TNL.<sup>21,23</sup> Similar to CNL, TNL at  $\text{In}_2\text{O}_3/\text{Al}_2\text{O}_3$  interface would also align above  $E_C$  if  $\text{In}_2\text{O}_3$  channel is 1.5 nm or thicker, and only depletion-mode operation can be realized in thicker channels. Conventional high- $k$  dielectric can modulate the carrier density only up to  $2\text{--}3 \times 10^{13} / \text{cm}^2$  so that the channel cannot be depleted if the channel is thicker than 2 nm.<sup>3</sup> Therefore, if not applying gate voltage (approximately similar to  $V_{\text{GS}} = 0$  V assuming flat-band voltage around 0), Fermi level ( $E_F$ ) is above  $E_C$  for thick  $\text{In}_2\text{O}_3$  films while  $E_F$  is below  $E_C$  for thinner  $\text{In}_2\text{O}_3$  films at atomic layer scale. The thickness-dependent  $V_T$  presented in Figure 3a clearly shows this trend. TNL in  $\text{In}_2\text{O}_3$  moves deeply below  $E_C$  once the channel thickness becomes much thinner than 1 nm.

The control of TNL alignment by thickness control can be understood by the quantum confinement effect like layer dependent band-structures in 2D van der Waals materials. In  $\text{In}_2\text{O}_3$  transistor structure as shown in Figure 1a, the semiconducting  $\text{In}_2\text{O}_3$  is sandwiched by insulating  $\text{Al}_2\text{O}_3$  and air, so that electron transport in  $\text{In}_2\text{O}_3$  behaves like 2D electron gas in an infinite quantum well. The change in  $E_C$  due to the quantum confinement effect is like the ground state energy for the electron in an infinite potential well. To verify this mechanism, we performed DFT modeling to investigate how  $E_C$  changes with  $\text{In}_2\text{O}_3$  thickness. The DFT model consists of a corundum type  $\text{In}_2\text{O}_3$  layer (representing amorphous  $\text{In}_2\text{O}_3$  layer) stacked on one corundum  $\text{Al}_2\text{O}_3$  layer, as shown in Figure 4a. For ALD-grown  $\text{In}_2\text{O}_3$  film, its surface would be naturally terminated by the  $-\text{OH}$  group, therefore it is reasonable to terminate the  $\text{In}_2\text{O}_3$  surface with H atoms. The large conduction band offset at  $\text{In}_2\text{O}_3/\text{Al}_2\text{O}_3$  interface ( $>4$  eV)<sup>27</sup> guarantees a sufficiently high potential barrier to introduce the quantum confinement effect on  $\text{In}_2\text{O}_3$  layers. The calculated thickness-dependent band structures along the  $\Gamma$ – $X$  direction are shown in Figure 4b. The energy bands of  $\text{Al}_2\text{O}_3$  are set as reference to show the position shift of band edges of  $\text{In}_2\text{O}_3$  thin films. When  $\text{In}_2\text{O}_3$  thickness decreases,  $E_C$  moves up in the absolute energy scale, although  $E_V$  remains almost unchanged. This clearly manifests the thickness-dependent quantum confinement effect in ultrathin  $\text{In}_2\text{O}_3$  films. Because TNL is the intrinsic property of the material so that it is independent of the channel thickness. For  $\text{In}_2\text{O}_3$  bulk, the TNL is located  $\sim 0.4$  eV above  $E_C$ .<sup>24,26</sup> When the  $\text{In}_2\text{O}_3$  film is thinned down to 1.5 nm,  $E_C$  upshifts by  $\sim 0.6$  eV, indicating that the TNL in this case is located  $\sim 0.2$  eV below  $E_C$ . As the  $\text{In}_2\text{O}_3$  thickness further decreases, the TNL continuously shifts relatively down toward the mid gap.

Therefore, TNL moves deeper inside the bandgap while decreasing the  $T_{\text{cb}}$ , resulting in the reduction of carrier density and positive  $V_T$  shift, which agrees well with the experimental data in Figures 2 and 3. Such a quantum confinement effect can also be estimated analytically, as shown in Supporting Information section 3, which also agrees with the DFT calculation and experimental results.

To switch off  $\text{In}_2\text{O}_3$  transistor with TNL far above  $E_C$  or to switch on  $\text{In}_2\text{O}_3$  transistor with TNL deeply below  $E_C$ , a large amount of trapped charge will be generated due to the assumed U-shape trap density distribution,<sup>21</sup> leading to much less effective gate control and not able to demonstrate a well-behaved transistor, as shown in Figure S2a, b. Thus, a proper TNL alignment with an appropriate channel thickness can give both high on-current and enhancement-mode operation, as illustrated in Figure S2c. In short, the requirements to obtain an ultrathin semiconducting channel at nanometer scale requires a semiconducting material to be highly conductive in bulk while having a bandgap and a low interface trap density.

The above TNL model focuses on the intrinsic thickness-dependent electronic structure without considering the thickness-dependent material structures due to material growth and device fabrication, such as defects and surface roughness. In real experiments, the defect density in  $\text{In}_2\text{O}_3$  films with different thicknesses may be different, which may also lead to a thickness-dependent transport phenomenon. For example, a thinner film may be considered as more exposed to the environment so that with less oxygen vacancies. Therefore, the understanding of experimental device characteristics such as  $V_T$  shifts should consider the impact from both quantum confinement effects on TNL alignment and the nonideal electronic defects.

In conclusion, film thickness is found to be critical on the materials and electron transport properties of 3D semiconducting  $\text{In}_2\text{O}_3$ . Ultrathin  $\text{In}_2\text{O}_3$  down to 0.7 nm enabled by ALD overcomes two major challenges in  $\text{In}_2\text{O}_3$  TFT technology, i.e., amorphous phase and too high carrier density in  $\text{In}_2\text{O}_3$  channel. The strong thickness-dependent electron transport is understood by the quantum confinement effect on the alignment of TNL. The calculated quantum confined TNL locations agree well with the experimental data. The demonstration of high-performance enhancement-mode amorphous  $\text{In}_2\text{O}_3$  transistors suggests  $\text{In}_2\text{O}_3$  is a competitive channel material for TFT in display applications and for BEOL compatible transistor applications.

## METHODS

**Device Fabrication.** The device fabrication process started with solvent cleaning of p+ Si substrate with dry oxidized 90 nm  $\text{SiO}_2$ . Ten nanometer  $\text{Al}_2\text{O}_3$  was then deposited by ALD at 175 °C with  $(\text{CH}_3)_3\text{Al}$  (TMA) and  $\text{H}_2\text{O}$  as Al and O precursors. The W gate metal was then deposited by sputtering, followed by a  $\text{CF}_4/\text{Ar}$  ICP dry etching, using  $\text{Al}_2\text{O}_3$  as high selectivity etch stop layer. Ten nanometer  $\text{HfO}_2$  and 1 nm  $\text{Al}_2\text{O}_3$  as gate insulator were deposited by ALD at 200 °C with  $[(\text{CH}_3)_2\text{N}]_4\text{Hf}$  (TDMAHf) and  $\text{H}_2\text{O}$  as Hf and O precursors.  $\text{In}_2\text{O}_3$  thin films with various thicknesses were deposited by ALD at 225 °C using  $(\text{CH}_3)_3\text{In}$  (TMIn) and  $\text{H}_2\text{O}$  as In and O precursors. Concentrated hydrochloric acid was employed for the channel isolation. S/D ohmic contacts were formed by e-beam evaporation of 80 nm Ni.

**Device Characterization.** The thickness of the  $\text{In}_2\text{O}_3$  was determined together by AFM and TEM. AFM measurement

was done with a Veeco Dimension 3100 atomic force microscope system. FEI TALOS F200X operated at 200 kV equipped with super-X electron-dispersive X-ray spectroscopy was used for TEM imaging. The TEM samples were prepared by conventional TEM sample preparation method involving mechanical thinning, polishing, and final ion polishing steps. SEM imaging was performed with a Thermo Scientific Apreo S scanning electron microscope. Electrical characterization was carried out with a Keysight B1500 system and with a Cascade Summit probe station in dark and N<sub>2</sub> environments at room temperature and at atmosphere. The probe station has a closed chamber to protect the devices from O<sub>2</sub> and water in the environments.

**DFT Calculation.** The quantum confinement effect on In<sub>2</sub>O<sub>3</sub> thin film was theoretically characterized by DFT as implemented in Vienna ab initio simulation package (VASP)<sup>28,29</sup> using projected augmented wave (PAW).<sup>30,31</sup> A model consisting of vacuum/In<sub>2</sub>O<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub> layers was used to investigate the quantum confinement effect in ultrathin In<sub>2</sub>O<sub>3</sub>. The Perdew–Burke–Ernzerhof generalized gradient approximation (GGA-PBE) functional<sup>32,33</sup> was used to describe the exchange and correlation interaction. A cutoff energy of 420 eV was used for all the calculations. The converged energy criterion for structure relaxation is the force exerted on each atom less than 0.01 eV Å<sup>-1</sup>. The converged energy criterion for electronic minimization is 1 × 10<sup>-5</sup> eV.

## ■ ASSOCIATED CONTENT

### Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acs.nanolett.0c03967>.

Additional details for TLM measurements on thick In<sub>2</sub>O<sub>3</sub> film, the impact of TNL alignments, and an analytical quantum confinement model (PDF)

## ■ AUTHOR INFORMATION

### Corresponding Author

Peide D. Ye – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States; [orcid.org/0000-0001-8466-9745](https://orcid.org/0000-0001-8466-9745); Email: [ye@purdue.edu](mailto:ye@purdue.edu)

### Authors

Mengwei Si – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States; [orcid.org/0000-0003-0397-7741](https://orcid.org/0000-0003-0397-7741)

Yaoqiao Hu – Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, Texas 75080, United States; [orcid.org/0000-0002-0701-1613](https://orcid.org/0000-0002-0701-1613)

Zehao Lin – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

Xing Sun – School of Materials Engineering, Purdue University, West Lafayette, Indiana 47907, United States

Adam Charnas – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

Dongqi Zheng – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

Xiao Lyu – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

Haiyan Wang – School of Materials Engineering, Purdue University, West Lafayette, Indiana 47907, United States; [orcid.org/0000-0002-7397-1209](https://orcid.org/0000-0002-7397-1209)

Kyeongjae Cho – Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, Texas 75080, United States; [orcid.org/0000-0003-2698-7774](https://orcid.org/0000-0003-2698-7774)

Complete contact information is available at: <https://pubs.acs.org/doi/10.1021/acs.nanolett.0c03967>

## Author Contributions

P.D.Y. conceived the idea and supervised experiments. M.S. deposited In<sub>2</sub>O<sub>3</sub> film by atomic layer deposition. X.L. did the W sputtering. M.S., Z.L., A.C., and D.Z. performed device fabrication. M.S. and Z.L. did the electrical measurements. M.S. and P.D.Y. analyzed the electrical data. X.S. and H.W. conducted the TEM characterization. Y.H. and K.C. did the DFT calculation. P.D.Y. and M.S. calculated the analytical infinite quantum well TNL model on ultrathin In<sub>2</sub>O<sub>3</sub>. All authors cowrote the manuscript.

## Notes

The authors declare no competing financial interest.

## ■ ACKNOWLEDGMENTS

The work is mainly supported by SRC nCore IMPACT Center. The work is also partly supported by AFOSR and SRC/DARPA JUMP ASCENT Center. X. S. and H.W. acknowledge the support from the U.S. National Science Foundation for the TEM work (DMR-2016453).

## ■ REFERENCES

- (1) Kamiya, T.; Nomura, K.; Hosono, H. Present Status of Amorphous In–Ga–Zn–O Thin-Film Transistors. *Sci. Technol. Adv. Mater.* **2010**, *11*, No. 044305.
- (2) Li, S.; Tian, M.; Gao, Q.; Wang, M.; Li, T.; Hu, Q.; Li, X.; Wu, Y. Nanometre-Thin Indium Tin Oxide for Advanced High-Performance Electronics. *Nat. Mater.* **2019**, *18*, 1091–1097.
- (3) Si, M.; Andler, J.; Lyu, X.; Niu, C.; Datta, S.; Agrawal, R.; Ye, P. D. Indium–Tin-Oxide Transistors with One Nanometer Thick Channel and Ferroelectric Gating. *ACS Nano* **2020**, *14*, 11542.
- (4) Chakraborty, W.; Grisafe, B.; Ye, H.; Lightcap, I.; Ni, K.; Datta, S. BEOL Compatible Dual-Gate Ultra Thin-Body W-Doped Indium-Oxide Transistor with  $I_{on} = 370 \mu A/\mu m$ ,  $SS = 73 \text{ mV/dec}$  and  $I_{on}/I_{off}$  Ratio  $> 4 \times 10^9$ . In *Symposium on VLSI Technology*; 2020; p TH2.1.
- (5) Wu, J.; Mo, F.; Saraya, T.; Hiramoto, T.; Kobayashi, M. A Monolithic 3D Integration of RRAM Array with Oxide Semiconductor FET for In-Memory Computing in Quantized Neural Network AI Applications. In *Symposium on VLSI Technology*; 2020; p THL.4.
- (6) Samanta, S.; Han, K.; Sun, C.; Wang, C.; Thean, A. V.; Gong, X. Amorphous IGZO TFTs Featuring Extremely-Scaled Channel Thickness and 38 nm Channel Length: Achieving Record High  $G_{m,max}$  of 125  $\mu S/\mu m$  at  $V_{DS}$  of 1 V and  $I_{ON}$  of 350  $\mu A/\mu m$ . In *Symposium on VLSI Technology*; 2020; p TH2.3.
- (7) Kamiya, T.; Hosono, H. Material Characteristics and Applications of Transparent Amorphous Oxide Semiconductors. *NPG Asia Mater.* **2010**, *2*, 15–22.
- (8) Kim, H. Y.; Jung, E. A.; Mun, G.; Agbenyeke, R. E.; Park, B. K.; Park, J. S.; Son, S. U.; Jeon, D. J.; Park, S. H. K.; Chung, T. M.; Han, J. H. Low-Temperature Growth of Indium Oxide Thin Film by Plasma-Enhanced Atomic Layer Deposition Using Liquid Dimethyl(N-Ethoxy-2,2-Dimethylpropanamido)Indium for High-Mobility Thin

Film Transistor Application. *ACS Appl. Mater. Interfaces* **2016**, *8*, 26924–26931.

(9) Yeom, H. I.; Ko, J. B.; Mun, G.; Park, S. H. K. High Mobility Polycrystalline Indium Oxide Thin-Film Transistors by Means of Plasma-Enhanced Atomic Layer Deposition. *J. Mater. Chem. C* **2016**, *4*, 6873–6880.

(10) Ma, Q.; Zheng, H.-M.; Shao, Y.; Zhu, B.; Liu, W.-J.; Ding, S.-J.; Zhang, D. W. Atomic-Layer-Deposition of Indium Oxide Nano-Films for Thin-Film Transistors. *Nanoscale Res. Lett.* **2018**, *13*, 4.

(11) Lee, J.; Moon, J.; Pi, J. E.; Ahn, S. D.; Oh, H.; Kang, S. Y.; Kwon, K. H. High Mobility Ultra-Thin Crystalline Indium Oxide Thin Film Transistor Using Atomic Layer Deposition. *Appl. Phys. Lett.* **2018**, *113*, 112102.

(12) Gusev, E. P.; Cabral, C.; Copel, M.; D'Emic, C.; Gribelyuk, M. Ultrathin HfO<sub>2</sub> Films Grown on Silicon by Atomic Layer Deposition for Advanced Gate Dielectrics Applications. *Microelectron. Eng.* **2003**, *69*, 145–151.

(13) Walukiewicz, W. Mechanism of Fermi-Level Stabilization in Semiconductors. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1988**, *37*, 4760–4763.

(14) Walukiewicz, W. Amphoteric Native Defects in Semiconductors. *Appl. Phys. Lett.* **1989**, *54*, 2094–2096.

(15) Zhang, S. B.; Wei, S.-H.; Zunger, A. A Phenomenological Model for Systematization and Prediction of Doping Limits in II–VI and I–III–VI<sub>2</sub> Compounds. *J. Appl. Phys.* **1998**, *83*, 3192–3196.

(16) Robertson, J. Band Offsets of Wide-Band-Gap Oxides and Implications for Future Electronic Devices. *J. Vac. Sci. Technol., B: Microelectron. Process. Phenom.* **2000**, *18*, 1785.

(17) Walukiewicz, W. Intrinsic Limitations to the Doping of Wide-Gap Semiconductors. *Phys. B* **2001**, *302–303*, 123–134.

(18) Van de Walle, C. G.; Neugebauer, J. Universal Alignment of Hydrogen Levels in Semiconductors, Insulators and Solutions. *Nature* **2003**, *423*, 626–628.

(19) Zunger, A. Practical Doping Principles. *Appl. Phys. Lett.* **2003**, *83*, 57–59.

(20) Dimoulas, A.; Tsipas, P.; Sotiropoulos, A.; Evangelou, E. K. Fermi-Level Pinning and Charge Neutrality Level in Germanium. *Appl. Phys. Lett.* **2006**, *89*, 252110.

(21) Ye, P. D. Main Determinants for III–V Metal-Oxide-Semiconductor Field-Effect Transistors. *J. Vac. Sci. Technol., A* **2008**, *26*, 697–704.

(22) King, P. D. C.; Lichti, R. L.; Celebi, Y. G.; Gil, J. M.; Vilão, R. C.; Alberto, H. V.; Piroto Duarte, J.; Payne, D. J.; Egde, R. G.; McKenzie, I.; McConville, C. F.; Cox, S. F. J.; Veal, T. D. Shallow Donor State of Hydrogen in In<sub>2</sub>O<sub>3</sub> and SnO<sub>2</sub>: Implications for Conductivity in Transparent Conducting Oxides. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2009**, *80*, No. 081201.

(23) Robertson, J. Model of interface states at III–V oxide interfaces. *Appl. Phys. Lett.* **2009**, *94*, 152104.

(24) Robertson, J.; Clark, S. J. Limits to Doping in Oxides. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2011**, *83*, No. 075205.

(25) Hamberg, I.; Granqvist, C. G. Evaporated Sn-doped In<sub>2</sub>O<sub>3</sub> films: Basic optical properties and applications to energy-efficient windows. *J. Appl. Phys.* **1986**, *60*, R123.

(26) King, P. D. C.; Veal, T. D.; Payne, D. J.; Bourlange, A.; Egde, R. G.; McConville, C. F. Surface Electron Accumulation and the Charge Neutrality Level in In<sub>2</sub>O<sub>3</sub>. *Phys. Rev. Lett.* **2008**, *101*, 2–5.

(27) Hinuma, Y.; Gake, T.; Oba, F. Band alignment at surfaces and heterointerfaces of Al<sub>2</sub>O<sub>3</sub>, Ga<sub>2</sub>O<sub>3</sub>, In<sub>2</sub>O<sub>3</sub>, and related group-III oxide polymorphs: A first-principles study. *Phys. Rev. Mater.* **2019**, *3*, No. 084605.

(28) Kresse, G.; Hafner, J. Ab Initio Molecular-Dynamics Simulation of the Liquid-Metal Amorphous-Semiconductor Transition in Germanium. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1994**, *49*, 14251–14269.

(29) Kresse, G.; Furthmüller, J. Efficient Iterative Schemes for Ab Initio Total-Energy Calculations Using a Plane-Wave Basis Set. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1996**, *54*, 11169–11186.

(30) Blöchl, P. E. Projector Augmented-Wave Method. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1994**, *50*, 17953–17979.

(31) Kresse, G.; Joubert, D. From Ultrasoft Pseudopotentials to the Projector Augmented-Wave Method. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1999**, *59*, 1758–1775.

(32) Perdew, J. P.; Chevary, J. A.; Vosko, S. H.; Jackson, K. A.; Pederson, M. R.; Singh, D. J.; Fiolhais, C. Atoms, Molecules, Solids, and Surfaces: Applications of the Generalized Gradient Approximation for Exchange and Correlation. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1992**, *46*, 6671–6687.

(33) Perdew, J. P.; Burke, K.; Ernzerhof, M. Generalized Gradient Approximation Made Simple. *Phys. Rev. Lett.* **1996**, *77*, 3865–3868.